Business-Driven Architecture, Software-Defined Chips

Changfeng—a data center CPU built for the AI era. Based on an independently developed RISC-V core, Changfeng delivers end-to-end, high-performance design from microarchitecture through to the complete chip. It provides AI Agents with an independently controllable, future-ready computing foundation.

CPU Features

Designed for the Data Center Market

Agent Runtime and Multi-Agent Collaboration

Complex Task Planning · Automated Tool Calling · Multi-Agent Sandbox Isolation · Long-Context RAG Retrieval

Cloud-Native and Large-Scale Concurrency

Microservice Scheduling · Distributed Databases · Containers and Virtualization · High-Concurrency Traffic Spikes

Security Isolation and Independent Control

Multi-Tenant Hard Isolation · Domestic IT Substitution · High-Reliability RAS · Side-Channel Security Protection

Scenario-Based Optimization

In the Agent era, CPU workloads bring new computing challenges in latency, bandwidth, isolation, and IO. With a new microarchitecture and chip design, Changfeng CPU directly addresses the four key challenges limiting Agent computing power.

Predictable Low Latency

Addresses cache thrashing and multicore resource contention in the multi-step loops of Agent serial state machines. Delivers stable, predictable deterministic latency at every step, keeping the entire task chain running efficiently and reliably.

Vertical Bandwidth Optimization

CPU bus and latency optimization. System Cache automatically detects and routes different workloads, combined with memory access stream shaping when writing back to DRAM. Mitigates resource conflicts between low-latency Agent workloads and high-bandwidth AI inference workloads, improving bandwidth utilization under mixed workloads.

Isolated Execution Environments

Eliminates the resource contention and information security risks associated with dynamic sharing in traditional SMT. Provides hardware-level resource partitioning and isolation to support large-scale concurrent multi-agent workloads and ensure absolute multi-tenant data security.

High-Bandwidth IO

Higher-bandwidth inter-chip interconnects and more efficient IO processing enable closer CPU-GPU memory coordination, reducing the performance losses caused by frequent data exchanges.

More Than Chips: A Computing Revolution Powered by Full-Stack Collaboration

Hengyi Era RISC-V Ecosystem

Changfeng CPU

A CPU built on a proprietary high-performance RISC-V core, designed for mainstream high-performance computing and AI Agent markets in data centers

Learn More

YiOS

Hengyi Era's Linux-based operating system enables faster, easier migration and provides customers with a complete migration solution

Learn More

YiMig

A proprietary migration Agent built on open-source large language models, accelerating ecosystem migration and building a data center CPU-specific migration Skill and knowledge base

Learn More